

FIG. 1  
PRIOR ART




FIG. 2




FIG. 3




FIG. 4

	I	II	III	IV
1 <sup>ST</sup> MEMORY				
2 <sup>ND</sup> MEMORY				
3 <sup>RD</sup> MEMORY				
4 <sup>TH</sup> MEMORY				

FIG. 5

	I	II	III	IV
	1 <sup>ST</sup> MEMORY	2 <sup>ND</sup> MEMORY	3 <sup>RD</sup> MEMORY	4 <sup>TH</sup> MEMORY

FIG. 6




FIG. 7

II-a	II-b	II-c	II-d
23-2 33-1~	23-2 33-1~	23-2 33-1~	23-2 33-1~
33-2~	33-2~	33-2~	33-2~

23-2 33-1~	23-2 33-1~	23-2 33-1~	23-2 33-1~
33-2~	33-2~	33-2~	33-2~
33-3~	33-3~	33-3~	33-3~

23-2 33-1~	23-2 33-1~	23-2 33-1~	23-2 33-1~
33-2~	33-2~	33-2~	33-2~
33-3~	33-3~	33-3~	33-3~

FIG. 8




FIG. 9




FIG. 10




FIG. 11





FIG. 12

FIG. 13  
PRIOR ART